Infrared Determination of Junction Temperature and Switching Losses

(1)

Junction temperature of power MOSFETS is one of the major criteria to obtain temperature derating curves for power converters. It is quite evident that the hottest spot temperature on the lead and case (package) areas of a power MOSFET is typically a couple of degrees less than the junction temperature. This hottest spot temperature can be accurately measured by an infrared camera without the heat flow intrusion. **Alexander Asinovski, Murata Power Solutions Inc., Mansfield, Mass., USA**

In order to keep the junction

temperature (Tj) within specifications, allowable drain (leads) temperature (T_D) is often calculated by the formula:

where Pj is the total heat power generated inside the package (includes conduction losses, switching losses and gate losses), θ_{JD} is the junction-to-drain (leads) thermal resistance, which is a package related parameter defined by the MOSFET manufacturers in their data sheets. Typical values of θ_{JD} for some standard power MOSFET packages are shown in Table 1.

If for example, a MOSFET in an SO8 package (θ_{JD} =15 K/W) that dissipates Pj=1 W of power which must maintain a junction temperature below 125°C, then the measured drain temperature must not exceed 110°C according to (1) : T_D =125°C - 1 W * 15 K/W = 110°C.

Using equation (1) implies that Pj can be determined under any operational condition and also that the total power generated inside the package is dissipated to ambient through the drain leads. In reality, the accuracy of the Pj calculation is relatively low because switching losses in the MOSFET cannot be calculated accurately enough. Also since a portion of the Pj is dissipated to ambient through the




Figure 1: MOSFET thermal model - total heat Pj generated in the MOSFET is dissipated to ambient through two parallel branches: junctiondrain (leads)-PCBambient and junction-case (package)-ambient

MOSFET package, actual heat flow through the drain leads is smaller than Pj which presents another source of error while using equation (1).

Method for determining a MOSFET junction temperature and switching losses

The objective of this article is to present a method for determining a MOSFET junction temperature and switching losses based on the given thermal resistances and lead and case (package) temperature measurements. In order to develop such a technique let us consider the MOSFET thermal model in Figure 1 which is a modification of the model used in [1].

According to this model, the total heat

generated in the package, represented by a current source Pj, flows to ambient through two parallel branches: junctiondrain (leads) -PCB-ambient ("drain" or "lead" branch, labeled Pj_D) with θ_{ID} junction-to-drain thermal resistance, θ_{DB} - drain-to-PCB thermal resistance and θ_{BA} - PCB-to-ambient thermal resistance, and junction-case (package)-ambient ("case" or "package" branch, labeled Pjc) with θ_{JC} - junction-to-case thermal resistance and θ_{CA} - case-to-ambient thermal resistance. Also in Figure 1, Tc is the case temperature and T_A is the ambient temperature represented by a voltage source.

Applying conventional electrical circuit analogy to the diagram in Figure.1 and Ohm's law, we obtain the following

| Thermal Resistance | Package Type | | | | | |
|-----------------------|--------------|-------------|------|-------|-------|-----|
| | DirectFET | PowerPAKSO8 | DPAK | D2PAK | LFPAK | SO8 |
| $\theta_{JD,} K/W$ | 1 | 1.5 | 1.5 | 1.5 | 2 | 15 |

Table 1: Typical values of junction-to-drain (leads) for some standard power MOSFET packages

equations for the heat portions Pj_D and Pjc flowing through the respective "drain" and "case" branches:

$$Pj_{D} = Pj/(1 + \theta_{D}/\theta_{C}), \qquad (2)$$

$$Pjc = Pj/(1 + \theta_{C}/\theta_{D}), \qquad (3)$$

where $\theta_D = \theta_{JD} + \theta_{DB} + \theta_{BA}$ (total "drain" branch thermal resistance) and $\theta_C = \theta_{JC} + \theta_{CA}$ (total "case" branch thermal resistance) so that total heat flow Pj is:

$$Pj = Pj_{D} + Pjc.$$
(4)

Applying Ohm's law to the series combinations of thermal resistances in each branch of the diagram in Figure 1 we get two equations for junction temperature Tj:

$$\begin{split} T &= T_D + (T_D - T_A)^* \; \theta_{JD} \; / (\; \theta_{DB} + \; \theta_{BA}) = \\ T_D + (T_D - T_A)^* \; \theta_{JD} \; / \; \theta_{DA'} \end{split} \tag{5}$$

$$T = Tc + (Tc - T_A)^* \theta_{JC} / \theta_{CA}.$$
 (6)

Both equations (5) and (6) do not contain heat power Pj and each of them can be used for calculating the junction temperature Tj as long as the case, the drain, ambient temperatures and thermal resistances of the package are known.

If we apply these equations to a typical SO8 power MOSFET with thermal resistances $\theta_{CA} = 380$ K/W, $\theta_{JC} = 18$ K/W, $\theta_{JD} = 15$ K/W and $\theta_{DA} = 20$ K/W (given in [1]), substituting these values into equations (2) and (3) we obtain:

$$Pj_D/Pj = 1/[1+(15+20)/(18+380)]=0.92$$
(7)

$$Pjc/Pj = 0.08.$$
 (8)

In other words, 92% of total power generated in the silicon is dissipated to ambient through the drain and the remaining 8% - through the case. Another important observation is that $\theta_{\mbox{\footnotesize CA}}$ is much greater than any other thermal resistance in the system, which makes the second term in equation (6) relatively small. Assuming Tc=125°C and T_A=85°C for the set of parameters given above, the junction temperature according to (6) is $T_j =$ 125+(125-85)*18 / 380=126.9°C. This is only 1.9 K greater than the case temperature. Using equation (5) to calculate the drain temperature, we obtain $T_D = (T_j +$ $T_A * \theta_{JD} / \theta_{DA} / (1 + \theta_{JD} / \theta_{DA}) =$ (126.9+85*15/20)/(1+15/20) =108.9°C.

This temperature is lower than the case temperature by 16.1°C. This implies that for an SO8 power MOSFET with θ_{JD} being on the same order as θ_{DA} and with θ_{CA} being much greater than θ_{JC} , the drain

temperature tends to be lower than the case temperature, not only that but the plastic case temperature is an accurate representation of the junction temperature. According to the measurement results in [1] the difference between Tj and Tc for SO8 packages is typically 1-3 K. If we use the same equations for other MOSFET packages like PPAKSO8, D2PAK, DPAK and LFPAK with low junction-to-drain thermal resistances θ_{JD} (see Table 1), both the drain and case temperatures are close to the junction temperature Tj. For DirectFET type MOSFETs with metal case θ_{JD} is even lower and, according to (5), the drain temperature is an accurate representation of the junction temperature.

For a more accurate Tj calculation based on (5), parameter θ_{DA} unavailable from MOSFET data sheets can be determined as follows. According to Figure 1 junction-to-ambient thermal resistance θ_{JA} , provided in the MOSFET data sheets, is a parallel combination of θ_D and θ_C resistances and $\theta_{DA} = \theta_D - \theta_{JD}$. Applying this to the diagram in Figure 1 we can get:

$$\theta_{\text{DA}} = \theta_{\text{JA}} / (1 - \theta_{\text{JA}} / \theta_{\text{C}}) - \theta_{\text{JD}}.$$
(9)

Taking into account that θ_C is approximately one order greater than θj_{A} , equation (9) can be rewritten as:

$$\theta_{\text{DA}} \approx 1.1^* \; \theta_{\text{JA}} - \theta_{\text{JD}}. \tag{10}$$

Substituting (10) into (5) we get:

$$T_{j} \approx T_{D} + (T_{D} - T_{A})^{*} \theta_{JD} / (1.1^{*} \theta_{JA} - \theta_{JD}),$$
(11)

where all the thermal resistance values are available from the data sheets.

The junction temperature was calculated above based on parameters specified on the component data sheet and temperature measurements taken from the device under test conditions. A conventional drain (lead) and case (package) temperature measurement technique is based on the thermocouples placement on the package and on the lead areas. The measured temperatures with the thermocouples are lower than actual temperatures for two reasons: first, the thermocouple itself works as a heat sink cooling the device down and second, its physical placement is critical when trying to determine the hottest temperature of the device. A more accurate temperature measurement method is the use of an infrared camera which determines the hottest spot temperature in the areas of interest (case and lead) without the heat flow intrusion.

As soon as the junction temperature Tj is determined, total power Pj generated in

the silicon can be calculated by the formula:

$$Pj = (Tj - T_A) / \theta j_{A'}$$
(12)

where θj_{A} - junction-to-ambient thermal resistance is available from the MOSFET data sheets. Pj can also be calculated based on equation (2) and junction-todrain thermal resistance θ_{JD} which is also available from the MOSFET data sheets:

$$Pj = (1 + \theta_D/\theta_C)^*(T_D - T_A) / \theta_{JD}.$$
 (13)

 θ_D and θ_C are not available from the data sheets but since θ_C is approximately one order greater than θ_D , equation (13) can be rewritten as:

$$P_{j} ≈ 1.1*(T_{D} - T_{A}) / θ_{1D}.$$
 (14)

After Pj is determined, switching losses Psw can be calculated in the conventional way:

$$Psw = Pj - Pdc - Pg = Pj - I_{rms}^{2} * Rds_{on} - Q * V_{g} * F_{sw},$$
(15)

where Pdc - conduction (DC) losses, Pg gate drive losses, I_{rms}- RMS value of drain current, R_{dson} - MOSFET ON-resistance, Q total gate charge, V_g - peak gate voltage, F_{sw} - switching frequency. For a square wave drain current with peak I_{pk} and duty cycle D, I_{rms}²=I_{pk}^{2*}D.

Results

From the above analysis based on the thermal model in Figure 1 it is quite evident that the hottest spot temperature on the lead and case (package) areas of a power MOSFET is typically a couple of degrees Celsius less than the junction temperature. This hottest spot temperature can be accurately measured by an infrared camera without the heat flow intrusion.

A more accurate junction temperature value can be calculated by equations (5), (6) and (11) based on lead and case temperatures measured by an infrared camera and thermal resistance values provided in the MOSFET data sheet.

Total power generated inside the silicon and switching losses can be determined by equations (13)-(15).

Literature

[1] www.irf.com/technical-info/ designtp/dt99-2.pdf

To receive your own copy of Power Electronics Europe subscribe today at: www.power-mag.com